**65 nm CMOS receiver with 4.2 dB NF and 66 dB gain for 60 GHz applications**

N.Y. Wang, H. Wu, J.Y.C. Liu and M.-C.F. Chang

A direct conversion receiver for 60 GHz applications is fabricated in 65 nm CMOS. It consists of three low-noise amplifier gain stages, an RF mixer, a lowpass filter and a three-stage programmable gain amplifier. An overall minimum noise figure (NF) of 2.2 dB and maximum gain of 66 dB is achieved by the receiver occupying a core area of 0.26 mm² while drawing 36 mA of current from a 1 V supply.

**Introduction:** The 7 GHz of unlicensed band around 60 GHz has spurred intense research activities relating to low-cost, low-power and highly integrated circuits for applications in ultra-high data-rate wireless communications. Recent studies have shown deep-scaled CMOS to be a promising technology for achieving a cost-effective monolithic solution [1].

Taking account of the above considerations, we have designed and implemented a low-noise, low-power receiver in 65 nm general purpose (GP) CMOS. As shown in Fig. 1, it is a direct-conversion receiver with a low-noise amplifier (LNA) tuned to 60 GHz followed by a mixer that down converts a RF signal to baseband with an external local oscillator (LO). The lowpass filter (LPF) and programmable gain amplifier (PGA) follow to complete the receiver chain. The prototype receiver achieves a maximum gain of 66 dB and a minimum NF of 4.2 dB with a compact area of 0.256 mm², while dissipating 36 mW DC power from a 1 V supply. On-chip high quality factor transformers and inductors with small form-factors are used extensively in the receiver to boost gain, interface between stages and provide DC isolation. To optimise the receiver gain and NF with the minimal power consumption, non-unity transformer turn ratio is utilised to enable either voltage or current amplification according to circuit needs.

![Fig. 1 Schematic of 60 GHz direct-conversion receiver](Image)

**Circuit architecture:** As shown in Fig. 1, the schematic of the receiver front-end consists of a fully differential transformer-folded cascaded LNA and mixer to enhance the gain and linearity [2]. The receiver front-end has two stages of voltage amplification at 60 GHz followed by a transconductance stage that performs voltage-to-current conversion. A 2:1 transformer is placed between the transconductor and the double-balancing mixer to boost gain, interface between stages and provide DC isolation. To optimise the receiver gain and NF with the minimal power consumption, non-unity transformer turn ratio is utilised to enable either voltage or current amplification according to circuit needs.

![Fig. 2 Die-photo of 60 GHz direct-conversion receiver](Image)

**Measurement results:** The receiver was fabricated in 65 nm 1P6M process; Fig. 2 shows the die photo. The receiver front-end occupies an area of 0.123 mm² and the analogue baseband occupies 0.133 mm². Fig. 3 shows the measured conversion gain with all three gain settings against input frequency and the measured NF at the maximum PGA gain setting. The minimum gain achieved is 66 dB at 60 GHz. The minimum NF achieved is 4.2 dB at 60 GHz. The NF is measured using the Y-factor method. A V-band noise source (Quinstar, QNS-FB20PV) is inserted at the input of the receiver. The noise source is then switched on and off and the change in the output noise floor is read from the spectrum analyser. The change in the noise floor, expressed here as \( \text{NF} = \text{ENR} \), is used in the receiver front-end design.

![Fig. 3 Measured conversion gain and noise figure of receiver](Image)

**Table 1:** Comparison with prior arts

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Conversion gain (dB)</td>
<td>66</td>
<td>35.5</td>
<td>14.7</td>
<td>55.5</td>
<td>30</td>
</tr>
<tr>
<td>Noise figure (dB)</td>
<td>4.2</td>
<td>3.6</td>
<td>3.6</td>
<td>6.1</td>
<td>7.1</td>
</tr>
<tr>
<td>Power dissipation (mW)</td>
<td>36/22</td>
<td>75</td>
<td>151</td>
<td>24</td>
<td>65</td>
</tr>
<tr>
<td>Supply voltage (V)</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Area (mm²)</td>
<td>0.26</td>
<td>2.4</td>
<td>1</td>
<td>1.55</td>
<td>1.4</td>
</tr>
<tr>
<td>Technology (nm)</td>
<td>65</td>
<td>65</td>
<td>65</td>
<td>90</td>
<td>90</td>
</tr>
</tbody>
</table>

*Without counting power dissipated by PGA’s output buffer

The gain and noise figure variation across the spectra can be smoothened in future by staggering the band alignment at each resonating node. Nevertheless, both the gain and NF are sufficient in the band of interest. The simulated IIP3 and IIP2 for the receiver front-end are −49 and 9 dBm, respectively. The power consumptions of the front-end and the analogue baseband are 14 and 22 mW, respectively. Note that out
of the 22 mW dissipated in the analogue baseband, 14 mW originated from the output buffer that would be otherwise absent in a fully integrated radio with an on-chip ADC.

**Conclusion:** This work realises a 60 GHz CMOS receiver with a minimum noise figure of 4.2 dB, maximum gain of 66 dB while drawing 36 mA of current from a 1 V supply. Table 1 compares our receiver’s performance with the state-of-the-art [4–6]. Our work exhibits the highest conversion gain, lowest NF, area, and DC power consumption.

© The Institution of Engineering and Technology 2011
3 November 2010
doi: 10.1049/el.2010.3094
One or more of the Figures in this Letter are available in colour online.

N.Y. Wang, H. Wu, J.Y.C. Liu and M.-C.F. Chang (Department of Electrical Engineering, University of California, 420 Westwood Plaza, Los Angeles, CA 90095-1594, USA)
E-mail: nwin784@ee.ucla.edu

**References**